Test Pattern Embedding in Sequential Circuits through Cellular Automata - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
نویسندگان
چکیده
The embedding of test patterns into a sequential circuit is the main topic of this paper. Deterministic test patterns for the sequential circuit under test are chosen to be embedded into hybrid cellular automata (CA). Test identification and C.A synthesis are performed in parallel thus overcoming results achieved by embedding pre-computed vectors. The theory of sequential test generation under such a constraint is provided and the feasibility of the proposed testing methodology is shown on benchmarks.
منابع مشابه
An Integrated Hardware-Software Cosimulation Environment for Heterogeneous Systems Prototyping - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present a hardware-software cosimulation environment for heterogeneous systems. To be an efficient system verification environment for the rapid prototyping of heterogeneous systems, the environment provides interface transparency, simulation acceleration, smooth transition to cosynthesis, and integrated user interface and internal representation. As an experimental example, a...
متن کاملEMPAR: An Interactive Synthesis Environment for Hardware Emulations - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present EMPAR, an interactive synthesis environment for hardware emulations. EMPAR provides an open-ended design environment for the development of hardware emulators, which is capable of supporting: (1) a variety of EM architectures (2) a variety of EM synthesis algorithms, (3) interactive control by the user, and (4) design quality analysis. An X-window based graphical user ...
متن کاملReclocking for High Level Synthesis - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper we describe, a powerful post-synthesis approach called reclocking, for performance improvement by minimizing the total execution time. By back annotating the wire delays of designs created by a high level synthesis system, and then finding an optimal clockwidth, we resynthesize the controller to improve performance without altering the datapath. Reclocking is versatile and can be ...
متن کاملDesign and Test of New Robust QCA Sequential Circuits
One of the several promising new technologies for computing at nano-scale is quantum-dot cellular automata (QCA). In this paper, new designs for different QCA sequential circuits are presented. Using an efficient QCA D flip-flop (DFF) architecture, a 5-bit counter, a novel single edge generator (SEG) and a divide-by-2 counter are implemented. Also, some types of oscillators, a new edge-t...
متن کامل2 The MIT Vision Chip Project : Analog VLSI Systems for Fast Image Acquisition and Early Vision Processing Sponsors
ion," in IEEE Trans. Comput.-Aided Des. 7: 713 (June 1988); A. Ghosh, S. Devadas, and A.R. Newton, "Verification of Interacting Sequential Circuits," paper presented at the 27th Design Automation Conference, Orlando, Florida, June 1990, pp. 213-219. 15 M.C. McFarland and A.C. Parker, "An Abstract Model of Behavior for Hardware Descriptions," in IEEE Trans. Comput. C-32:621 (1983). 16 S. Devadas...
متن کامل